

PRINCIPLES OF ASYNCHRONOUS CIRCUIT DESIGN – A Systems Perspective

Edited by
JENS SPARSØ
Technical University of Denmark

STEVE FURBER
The University of Manchester, UK

Kluwer Academic Publishers
Boston/Dordrecht/London

Contents

Preface	xi
Part I Asynchronous circuit design – A tutorial	
Author: Jens Sparsø	
1	
Introduction	3
1.1 Why consider asynchronous circuits?	3
1.2 Aims and background	4
1.3 Clocking versus handshaking	5
1.4 Outline of Part I	8
2	
Fundamentals	9
2.1 Handshake protocols	9
2.1.1 Bundled-data protocols	9
2.1.2 The 4-phase dual-rail protocol	11
2.1.3 The 2-phase dual-rail protocol	13
2.1.4 Other protocols	13
2.2 The Muller C-element and the indication principle	14
2.3 The Muller pipeline	16
2.4 Circuit implementation styles	17
2.4.1 4-phase bundled-data	18
2.4.2 2-phase bundled data (Micropipelines)	19
2.4.3 4-phase dual-rail	20
2.5 Theory	23
2.5.1 The basics of speed-independence	23
2.5.2 Classification of asynchronous circuits	25
2.5.3 Isochronic forks	26
2.5.4 Relation to circuits	26
2.6 Test	27
2.7 Summary	28
3	
Static data-flow structures	29
3.1 Introduction	29
3.2 Pipelines and rings	30

3.3	Building blocks	31
3.4	A simple example	33
3.5	Simple applications of rings	35
	3.5.1 Sequential circuits	35
	3.5.2 Iterative computations	35
3.6	FOR, IF, and WHILE constructs	36
3.7	A more complex example: GCD	38
3.8	Pointers to additional examples	39
	3.8.1 A low-power filter bank	39
	3.8.2 An asynchronous microprocessor	39
	3.8.3 A fine-grain pipelined vector multiplier	40
3.9	Summary	40
4		–
Performance		41
4.1	Introduction	41
4.2	A qualitative view of performance	42
	4.2.1 Example 1: A FIFO used as a shift register	42
	4.2.2 Example 2: A shift register with parallel load	44
4.3	Quantifying performance	47
	4.3.1 Latency, throughput and wavelength	47
	4.3.2 Cycle time of a ring	49
	4.3.3 Example 3: Performance of a 3-stage ring	51
	4.3.4 Final remarks	52
4.4	Dependency graph analysis	52
	4.4.1 Example 4: Dependency graph for a pipeline	52
	4.4.2 Example 5: Dependency graph for a 3-stage ring	54
4.5	Summary	56
5		–
Handshake circuit implementations		57
5.1	The latch	57
5.2	Fork, join, and merge	58
5.3	Function blocks – The basics	60
	5.3.1 Introduction	60
	5.3.2 Transparency to handshaking	61
	5.3.3 Review of ripple-carry addition	64
5.4	Bundled-data function blocks	65
	5.4.1 Using matched delays	65
	5.4.2 Delay selection	66
5.5	Dual-rail function blocks	67
	5.5.1 Delay insensitive minterm synthesis (DIMS)	67
	5.5.2 Null Convention Logic	69
	5.5.3 Transistor-level CMOS implementations	70
	5.5.4 Martin’s adder	71
5.6	Hybrid function blocks	73
5.7	MUX and DEMUX	75
5.8	Mutual exclusion, arbitration and metastability	77
	5.8.1 Mutual exclusion	77
	5.8.2 Arbitration	79
	5.8.3 Probability of metastability	79

<i>Contents</i>	vii
5.9 Summary	80
6	
Speed-independent control circuits	81
6.1 Introduction	81
6.1.1 Asynchronous sequential circuits	81
6.1.2 Hazards	82
6.1.3 Delay models	83
6.1.4 Fundamental mode and input-output mode	83
6.1.5 Synthesis of fundamental mode circuits	84
6.2 Signal transition graphs	86
6.2.1 Petri nets and STGs	86
6.2.2 Some frequently used STG fragments	88
6.3 The basic synthesis procedure	91
6.3.1 Example 1: a C-element	92
6.3.2 Example 2: a circuit with choice	92
6.3.3 Example 2: Hazards in the simple gate implementation	94
6.4 Implementations using state-holding gates	96
6.4.1 Introduction	96
6.4.2 Excitation regions and quiescent regions	97
6.4.3 Example 2: Using state-holding elements	98
6.4.4 The monotonic cover constraint	98
6.4.5 Circuit topologies using state-holding elements	99
6.5 Initialization	101
6.6 Summary of the synthesis process	101
6.7 Petrify: A tool for synthesizing SI circuits from STGs	102
6.8 Design examples using Petrify	104
6.8.1 Example 2 revisited	104
6.8.2 Control circuit for a 4-phase bundled-data latch	106
6.8.3 Control circuit for a 4-phase bundled-data MUX	109
6.9 Summary	113
7	
Advanced 4-phase bundled-data protocols and circuits	115
7.1 Channels and protocols	115
7.1.1 Channel types	115
7.1.2 Data-validity schemes	116
7.1.3 Discussion	116
7.2 Static type checking	118
7.3 More advanced latch control circuits	119
7.4 Summary	121
8	
High-level languages and tools	123
8.1 Introduction	123
8.2 Concurrency and message passing in CSP	124
8.3 Tangram: program examples	126
8.3.1 A 2-place shift register	126
8.3.2 A 2-place (ripple) FIFO	126

8.3.3	GCD using while and if statements	127
8.3.4	GCD using guarded commands	128
8.4	Tangram: syntax-directed compilation	128
8.4.1	The 2-place shift register	129
8.4.2	The 2-place FIFO	130
8.4.3	GCD using guarded repetition	131
8.5	Martin's translation process	133
8.6	Using VHDL for asynchronous design	134
8.6.1	Introduction	134
8.6.2	VHDL versus CSP-type languages	135
8.6.3	Channel communication and design flow	136
8.6.4	The abstract channel package	138
8.6.5	The real channel package	142
8.6.6	Partitioning into control and data	144
8.7	Summary	146
	Appendix: The VHDL channel packages	148
A.1	The abstract channel package	148
A.2	The real channel package	150

Part II Balsa - An Asynchronous Hardware Synthesis System

Author: Doug Edwards, Andrew Bardsley

9

	An introduction to Balsa	155
9.1	Overview	155
9.2	Basic concepts	156
9.3	Tool set and design flow	159
9.4	Getting started	159
9.4.1	A single-place buffer	161
9.4.2	Two-place buffers	163
9.4.3	Parallel composition and module reuse	164
9.4.4	Placing multiple structures	165
9.5	Ancillary Balsa tools	166
9.5.1	Makefile generation	166
9.5.2	Estimating area cost	167
9.5.3	Viewing the handshake circuit graph	168
9.5.4	Simulation	168

10

	The Balsa language	173
10.1	Data types	173
10.2	Data typing issues	176
10.3	Control flow and commands	178
10.4	Binary/unary operators	181
10.5	Program structure	181
10.6	Example circuits	183
10.7	Selecting channels	190

<i>Contents</i>	ix
11	
Building library components	193
11.1 Parameterised descriptions	193
11.1.1 A variable width buffer definition	193
11.1.2 Pipelines of variable width and depth	194
11.2 Recursive definitions	195
11.2.1 An n-way multiplexer	195
11.2.2 A population counter	197
11.2.3 A Balsa shifter	200
11.2.4 An arbiter tree	202
12	
A simple DMA controller	205
12.1 Global registers	205
12.2 Channel registers	206
12.3 DMA controller structure	207
12.4 The Balsa description	211
12.4.1 Arbiter tree	211
12.4.2 Transfer engine	212
12.4.3 Control unit	213
Part III Large-Scale Asynchronous Designs	
13	
Descale	221
<i>Joep Kessels & Ad Peeters, Torsten Kramer and Volker Timm</i>	
13.1 Introduction	222
13.2 VLSI programming of asynchronous circuits	223
13.2.1 The Tangram toolset	223
13.2.2 Handshake technology	225
13.2.3 GCD algorithm	226
13.3 Opportunities for asynchronous circuits	231
13.4 Contactless smartcards	232
13.5 The digital circuit	235
13.5.1 The 80C51 microcontroller	236
13.5.2 The prefetch unit	239
13.5.3 The DES coprocessor	241
13.6 Results	243
13.7 Test	245
13.8 The power supply unit	246
13.9 Conclusions	247
14	
An Asynchronous Viterbi Decoder	249
<i>Linda E. M. Brackenbury</i>	
14.1 Introduction	249
14.2 The Viterbi decoder	250
14.2.1 Convolution encoding	250
14.2.2 Decoder principle	251
14.3 System parameters	253
14.4 System overview	254

14.5	The Path Metric Unit (PMU)	256
14.5.1	Node pair design in the PMU	256
14.5.2	Branch metrics	259
14.5.3	Slot timing	261
14.5.4	Global winner identification	262
14.6	The History Unit (HU)	264
14.6.1	Principle of operation	264
14.6.2	History Unit backtrace	264
14.6.3	History Unit implementation	267
14.7	Results and design evaluation	269
14.8	Conclusions	271
14.8.1	Acknowledgement	272
14.8.2	Further reading	272
15		
	Processors	273
	<i>Jim D. Garside</i>	
15.1	An introduction to the Amulet processors	274
15.1.1	Amulet1 (1994)	274
15.1.2	Amulet2e (1996)	275
15.1.3	Amulet3i (2000)	275
15.2	Some other asynchronous microprocessors	276
15.3	Processors as design examples	278
15.4	Processor implementation techniques	279
15.4.1	Pipelining processors	279
15.4.2	Asynchronous pipeline architectures	281
15.4.3	Determinism and non-determinism	282
15.4.4	Dependencies	288
15.4.5	Exceptions	297
15.5	Memory – a case study	302
15.5.1	Sequential accesses	302
15.5.2	The Amulet3i RAM	303
15.5.3	Cache	307
15.6	Larger asynchronous systems	310
15.6.1	System-on-Chip (DRACO)	310
15.6.2	Interconnection	310
15.6.3	Balsa and the DMA controller	312
15.6.4	Calibrated time delays	313
15.6.5	Production test	314
15.7	Summary	315
	Epilogue	317
	References	319
	Index	333

Preface

This book was compiled to address a perceived need for an introductory text on asynchronous design. There are several highly technical books on aspects of the subject, but no obvious starting point for a designer who wishes to become acquainted for the first time with asynchronous technology. We hope this book will serve as that starting point.

The reader is assumed to have some background in digital design. We assume that concepts such as logic gates, flip-flops and Boolean logic are familiar. Some of the latter sections also assume familiarity with the higher levels of digital design such as microprocessor architectures and systems-on-chip, but readers unfamiliar with these topics should still find the majority of the book accessible.

The intended audience for the book comprises the following groups:

- Industrial designers with a background in conventional (clocked) digital design who wish to gain an understanding of asynchronous design in order, for example, to establish whether or not it may be advantageous to use asynchronous techniques in their next design task.
- Students in Electronic and/or Computer Engineering who are taking a course that includes aspects of asynchronous design.

The book is structured in three parts. Part I is a tutorial in asynchronous design. It addresses the most important issue for the beginner, which is how to think about asynchronous systems. The first big hurdle to be cleared is that of mindset – asynchronous design requires a different mental approach from that normally employed in clocked design. Attempts to take an existing clocked system, strip out the clock and simply replace it with asynchronous handshakes are doomed to disappoint. Another hurdle is that of circuit design methodology – the existing body of literature presents an apparent plethora of disparate approaches. The aim of the tutorial is to get behind this and to present a single unified and coherent perspective which emphasizes the common ground. In this way the tutorial should enable the reader to begin to understand the characteristics of asynchronous systems in a way that will enable them to ‘think

outside the box’ of conventional clocked design and to create radical new design solutions that fully exploit the potential of clockless systems.

Once the asynchronous design mindset has been mastered, the second hurdle is designer productivity. VLSI designers are used to working in a highly productive environment supported by powerful automatic tools. Asynchronous design lags in its tools environment, but things are improving. Part II of the book gives an introduction to Balsa, a high-level synthesis system for asynchronous circuits. It is written by Doug Edwards (who has managed the Balsa development at the University of Manchester since its inception) and Andrew Bardsley (who has written most of the software). Balsa is not the solution to all asynchronous design problems, but it is capable of synthesizing very complex systems (for example, the 32-channel DMA controller used on the DRACO chip described in Chapter 15) and it is a good way to develop an understanding of asynchronous design ‘in the large’.

Knowing how to think about asynchronous design and having access to suitable tools leaves one question: what can be built in this way? In Part III we offer a number of examples of complex asynchronous systems as illustrations of the answer to this question. In each of these examples the designers have been asked to provide descriptions that will provide the reader with insights into the design process. The examples include a commercial smart card chip designed at Philips and a Viterbi decoder designed at the University of Manchester. Part III closes with a discussion of the issues that come up in the design of advanced asynchronous microprocessors, focusing on the Amulet processor series, again developed at the University of Manchester.

Although the book is a compilation of contributions from different authors, each of these has been specifically written with the goals of the book in mind – to provide answers to the sorts of questions that a newcomer to asynchronous design is likely to ask. In order to keep the book accessible and to avoid it becoming an intimidating size, much valuable work has had to be omitted. Our objective in introducing you to asynchronous design is that you might become acquainted with it. If your relationship develops further, perhaps even into the full-blown affair that has smitten a few, included among whose number are the contributors to this book, you will, of course, want to know more. The book includes an extensive bibliography that will provide food enough for even the most insatiable of appetites.

Acknowledgments

Many people have helped significantly in the creation of this book. In addition to writing their respective chapters, several of the authors have also read and commented on drafts of other parts of the book, and the quality of the work as a whole has been enhanced as a result.

The editors are also grateful to Alan Williams, Russell Hobson and Steve Temple, for their careful reading of drafts of this book and their constructive suggestions for improvement.

Part I of the book has been used as a course text and the quality and consistency of the content improved by feedback from the students on the spring 2001 course “49425 Design of Asynchronous Circuits” at DTU.

Any remaining errors or omissions are the responsibility of the editors.

The writing of this book was initiated as a dissemination effort within the European Low-Power Initiative for Electronic System Design (ESD-LPD), and this book is part of the book series from this initiative. As will become clear, the book goes far beyond the dissemination of results from projects within in the ESD-LPD cluster, and the editors would like to acknowledge the support of the working group on asynchronous circuit design, ACiD-WG, that has provided a fruitful forum for interaction and the exchange of ideas. The ACiD-WG has been funded by the European Commission since 1992 under several Framework Programmes: FP3 Basic Research (EP7225), FP4 Technologies for Components and Subsystems (EP21949), and FP5 Microelectronics (IST-1999-29119).

ASYNCHRONOUS CIRCUIT DESIGN – A TUTORIAL

Author: Jens Sparsø
Technical University of Denmark
jsp@imm.dtu.dk

Abstract Asynchronous circuits have characteristics that differ significantly from those of synchronous circuits and, as will be clear from some of the later chapters in this book, it is possible to exploit these characteristics to design circuits with very interesting performance parameters in terms of their power, performance, electromagnetic emissions (EMI), etc.

Asynchronous design is not yet a well-established and widely-used design methodology. There are textbooks that provide comprehensive coverage of the underlying theories, but the field has not yet matured to a point where there is an established curriculum and university tradition for teaching courses on asynchronous circuit design to electrical engineering and computer engineering students.

As this author sees the situation there is a gap between understanding the fundamentals and being able to design useful circuits of some complexity. The aim of Part I of this book is to provide a tutorial on asynchronous circuit design that fills this gap.

More specifically the aims are: (i) to introduce readers with background in synchronous digital circuit design to the fundamentals of asynchronous circuit design such that they are able to read and understand the literature, *and* (ii) to provide readers with an understanding of the “nature” of asynchronous circuits such that they are able to design non-trivial circuits with interesting performance parameters.

The material is based on experience from the design of several asynchronous chips, and it has evolved over the last decade from tutorials given at a number of European conferences and from a number of special topics courses taught at the Technical University of Denmark and elsewhere. In May 1999 I gave a one-week intensive course at Delft University of Technology and it was when preparing for this course I felt that the material was shaping up, and I set out to write the following text. Most of the material has recently been used and debugged in a course at the Technical University of Denmark in the spring 2001. Supplemented by a few journal articles and a small design project, the text may be used for a one semester course on asynchronous design.

Keywords: asynchronous circuits, tutorial

II

BALSA - AN ASYNCHRONOUS HARDWARE SYNTHESIS SYSTEM

Author: Doug Edwards, Andrew Bardsley

Department of Computer Science

The University of Manchester

{doug,bardsley}@cs.man.ac.uk

Abstract Balsa is a system for describing and synthesising asynchronous circuits based on syntax-directed compilation into communicating handshake circuits. In these chapters, the basic Balsa design flow is described and several simple circuit examples are used to illustrate the Balsa language in an informal tutorial style. The section concludes with a walk-through of a major design exercise – a 4 channel DMA controller described entirely in Balsa.

Keywords: asynchronous circuits, high-level synthesis

III

LARGE-SCALE ASYNCHRONOUS DESIGNS

Abstract In this final part of the book we describe some large-scale asynchronous VLSI designs to illustrate the capabilities of this technology. The first two of these designs – the contactless smart card chip developed at Philips and the Viterbi decoder developed at the University of Manchester – were designed within EU-funded projects in the low-power design initiative that is the sponsor of this book series. The third chapter describes aspects of the Amulet microprocessor series, again from the University of Manchester, developed in several other EU-funded projects which, although outside the low-power design initiative, never-the-less still had low power as a significant objective.

The chips described in this part of the book are some of the largest and most complex asynchronous designs ever developed. Fully detailed descriptions of them are far beyond the scope of this book, but they are included to demonstrate that asynchronous design is fully capable of supporting large-scale designs, and they show what can be done with skilled and experienced design teams. The descriptions presented here have been written to give insight into the thinking processes that a designer of state-of-the-art asynchronous systems might go through in developing such designs.

Keywords: asynchronous circuits, large-scale designs

Chapter 13

DESCALE: *

a Design Experiment for a Smart Card Application consuming Low Energy

Joep Kessels & Ad Peeters

Philips Research, NL-5656AA Eindhoven, The Netherlands

{Joep.Kessels | Ad.Peeters} @philips.com

Torsten Kramer

Kramer-Consulting, D-21079 Hamburg, Germany

Kramer@kramer-consulting.de

Volker Timm

Philips Semiconductors, D-22529 Hamburg, Germany

Volker.Timm@philips.com

Abstract We have designed an asynchronous chip for contactless smart cards. Asynchronous circuits have two power properties that make them very suitable for contactless devices: low average power and small current peaks. The fact that asynchronous circuits operate over a wide range of the supply voltage, while automatically adapting their speed, has been used to obtain a circuit that is very resilient to voltage drops while giving maximum performance for the power being received. The asynchronous circuit has been built, tested and evaluated.

Keywords: low-power asynchronous circuits, smart cards, contactless devices, DES cryptography

*Part of the work described in this paper was funded by the European Commission under Esprit TCS/ESD-LPD contract 25519 (Design Experiment DESCALÉ).

Chapter 14

AN ASYNCHRONOUS VITERBI DECODER *

Linda E. M. Brackenbury

Department of Computer Science, The University of Manchester

lbrackenbury@cs.man.ac.uk

Abstract Viterbi decoders are used for decoding data encoded using convolutional forward error correcting codes. Such codes are used in a large proportion of digital transmission and digital recording systems because, even when the transmitted signal is subjected to significant noise, the decoder is still able efficiently to determine the most likely transmitted data.

This chapter describes a novel Viterbi decoder aimed at being power efficient through adopting an asynchronous approach. The new design is based upon serial unary arithmetic for the computation and storage of the metrics required; this arithmetic replaces the add-compare-select parallel arithmetic performed by conventional synchronous systems. Like all Viterbi decoders, a history of computational results is built up over many data bits to determine the data most likely to have been transmitted at an earlier time. The identification of a starting point to this tracing operation allows the storage requirement to be greatly reduced compared with that in conventional decoders where the starting point is random. Furthermore, asynchronous operation in the system described enables multiple, independent, concurrent tracing operations to be performed which are decoupled from the placing of new data in the history memory.

Keywords: low-power asynchronous circuits, Viterbi, convolution decoder

14.1. Introduction

The PREST (Power REDuction for Systems Technology) [1] project was a collaborative project where each partner designed a low power alternative to

*The Viterbi design work was supported by the EPSRC/MoD PowerPack project GR/L27930 and the EU PREST project EP25242, and this support is gratefully acknowledged.

Chapter 15

PROCESSORS *

Jim D. Garside

Department of Computer Science, The University of Manchester

jgarside@cs.man.ac.uk

Abstract Computer design becomes ever more complex. Small asynchronous systems may be intriguing and even elegant but unless asynchronous logic can not only be competitive with ‘conventional’ logic but can show some significant advantages it cannot be taken seriously in the commercial world.

There can be no better way to demonstrate the feasibility of something than by doing it. To this end several research groups around the world have been putting together real, large, asynchronous systems. These have taken several forms, but many groups have chosen to start with microprocessors; a processor is a good demonstrator because it is well defined, self-contained and forces a designer to solve problems which are already well understood. If an asynchronous implementation of a microprocessor can compare favourably with a synchronous device performing an identical function then the case is proven.

This chapter describes a number of processors that have been fabricated and discusses in some detail some of the solutions employed. The primary source of the material is the Amulet series of ARM implementations – because these are the most familiar to the author – but other devices are included as appropriate. The later parts of the chapter widen the descriptions to include memory systems, cacheing and on-chip interconnect, illustrating how a complete asynchronous System on Chip (SoC) can be produced.

Keywords: low-power asynchronous circuits, processor architecture

*The majority of the work described in this chapter has been made possible by grants from the European Union Open Microprocessor systems Initiative (OMI). The primary sources of funding have been OMI-MAP (Amulet1), OMI/DE-ARM (Amulet2e) and OMI/ATOM (Amulet3). Without this funding none of these devices would have been made and this support is gratefully acknowledged.