lV2
DMA-based testing Big interface
•Design dependent
•No possible
to test the SRAM completely
•Path delay
couldn’t be performed completely
•
lV3
MemoryBIST
•Big area (4%)
•More
benefits than drawbacks
•Core encapsulation
•Retention
test mechanism
•Scan testing
of the I/O (Flow-Through RAMs)