ColdFire V3 Test Strategies
lTwo clock
domain
•Core at full speed (fastclk), peripherals at
fastclk/2
•ATE, I/O pads, ATPG limitations
•Patterns from ATPG had to be post-processed
•ATE pin multiplexing
•Clock skew
•Clock-Data races
•Scan testing problems