lTest architecture
lProvide access and control to DFT structures
Internal scan, boundary scan, BIST, Emulation features
lPopular on stand-alone ICs
Low pin count, versatile, easy to comply, flexible.
Only ONE TAP per IC.
lComponents
TAP Controller, IR (Indicates what test to perform), Data registers (test output data)
l