A Combined Decimal and Binary Floating-point Divider

Sonia González-Navarro  
University of Málaga  
sonia@ac.uma.es

Alberto Nannarelli  
Technical University of Denmark  
an@imm.dtu.dk

Michael Schulte  
University of Wisconsin-Madison  
schulte@engr.wisc.edu

Charles Tsen  
Nvidia Corporation  
ctsen@nvidia.com

Abstract—In this paper, we present the hardware design of a combined decimal and binary floating-point divider, based on specifications in the IEEE 754-2008 Standard for Floating-point Arithmetic. In contrast to most recent decimal divider designs, which are based on the Binary Coded Decimal (BCD) encoding, our divider operates on either 64-bit binary encoded decimal floating-point (DFP) numbers or 64-bit binary floating-point (BFP) numbers. The division approach implemented in our design is based on a digit-recurrence algorithm. We describe the hardware resources shared between the two floating-point datatypes and demonstrate that hardware sharing is advantageous. Compared to a standalone DFP divider, the combined divider has the same worst case delay and 17% more area.

I. INTRODUCTION

Decimal floating-point (DFP) research and hardware implementations of decimal arithmetic units have gained importance in recent years. DFP representations provide better accuracy in commercial and financial applications than binary floating-point (BFP) units, because BFP representations cannot accurately represent many fractional decimal numbers [1]. Furthermore, correct decimal rounding is required in several commercial and financial applications. In 2008, the IEEE 754 Standard for Binary Floating-point Arithmetic was revised and specifications for DFP formats and operations were added [2]. In the revised IEEE 754-2008 Standard, significands of DFP numbers can be represented with either the Densely-Packed Decimal (DPD) encoding or the Binary Integer Decimal (BID) encoding. DPD is a compressed form of the Binary Coded Decimal (BCD) encoding. With the BID encoding, also known as the binary encoding of DFP numbers, the significand of a DFP number is encoded as an unsigned binary integer. For example, the DFP number 0.105 is represented in BID by $105 \times 10^{-3}$, with significand 0.0011010011 and exponent $-3 + \text{bias}$.

Although most recent decimal divider designs are based on the BCD encoding [3],[4],[5], using the DPD encoding for floating-point and the BCD encoding for fixed-point, this work proposes a combined DFP and BFP unit for division operating on BID-encoded DFP numbers. Since the BID encoding represents significands as unsigned binary integers, it seems appropriate to combine both BID and BFP in the same arithmetic unit. A combined BID and BFP unit has been proposed for multiplication [6]. Combined binary and BCD units have been proposed for addition [7], multiplication [8], [9] and division [10].

The combined unit we propose operates on either 64-bit BID-encoded DFP numbers or 64-bit BFP numbers and it is based on the radix-10 division unit presented in [11]. This unit is implemented using the digit-recurrence approach [12] and it has been modified to also support 64-bit BFP numbers. The BFP division is implemented with a retimed radix-16 (two overlapped radix-4 stages) digit-recurrence unit with selection by comparison, as in [10].

We show that adding BFP support for division in the BID divider of [11] does not affect the delay and has a small impact on the total area. Contributions of this paper include (1) providing the first algorithm and hardware design for a combined BFP and BID division unit, (2) providing area and delay estimates through synthesis of the proposed design, and (3) comparing the area and delay estimates of the proposed combined division unit to the standalone BID division unit and the combined DPD/BFP unit from [10].

The remainder of this paper is organized as follows: Section II describes the BFP and BID datatypes that our design supports. Section III introduces our combined BFP and BID digit-recurrence division algorithm. Section IV summarizes the division unit design and analyzes hardware sharing potential in the combined BFP and BID division unit. Section V presents and discusses our synthesis results. Section VI concludes the paper.

II. IEEE 754-2008 FORMATS

The IEEE 754-2008 Standard, includes four formats to represent BFP numbers (binary16, binary32, binary64 and binary128), and three formats (decimal32, decimal64 and decimal128) to represent DFP numbers. The BFP and DFP number formats use three fields to define a number: a sign, an exponent, and a significand. The value of a finite BFP/DFP number is: $(-1)^s \times C \times b^{e-\text{bias}}$, where $s$ is the sign, $C$ is the significand, $b$ is the base ($b = 2$ for BFP and $b = 10$ for DFP numbers), $e$ is the biased exponent, and $\text{bias}$ is a positive constant which ensures that the stored exponent is non-negative. In the case of BFP numbers, $C$ is normalized, and its most significant bit is implicitly 1. However, in the case of DFP the significand $C$ is not normalized. Table I shows
III. COMBINED FLOATING-POINT DIVISION ALGORITHM

In this section, we introduce the combined BID/BFP divider and summarize the theory of the radix-\(r\) division digit-recurrence algorithm.

The BID/BFP division algorithm consists of the following steps:

Step 1: If the inputs operand are DFP numbers, normalize their significands.

Step 2: Divide significands, compute the sign, and subtract the exponents to obtain the intermediate exponent.

Step 3: If needed, normalize and round the quotient and update the exponent.

The division of the significands in Step 2 is implemented using a digit-recurrence algorithm [12]. Therefore, in order to apply this algorithm, the divisor has to be normalized. It is also convenient to normalize the dividend to help guarantee convergence and to reduce the number of leading zeros in the quotient. Therefore, both operands are normalized before dividing significands. Since BFP numbers are already normalized, Step 1 is applied only for DFP numbers. The normalization for BID-encoded DFP numbers is explained in detail in [11]. The algorithm is completed by converting the quotient from signed-digit to the required representation and rounding.

We now summarize the theory of the radix-\(r\) digit-recurrence algorithm assuming that the divisor and dividend are normalized. The division \(q = x/d\) is implemented by the radix-\(r\) digit-recurrence iteration [12]

\[
w[j + 1] = rw[j] - q_{j+1}d \quad j = 0, 1, 2, \ldots (1)
\]

where \(d\) is the divisor and \(w[j]\) is the residual at iteration \(j\).

The quotient-digit \(q_{j+1}\) is computed at each iteration by a selection function

\[
q_{j+1} = SEL(d, \hat{rw}[j])
\]

where \(d\) and \(\hat{rw}[j]\) are estimates of the divisor and the residual, respectively.

To obtain simpler selection functions we use a redundant digit set [12]. Moreover, the quotient-digit is split into two parts \(q_H\) and \(q_L\) such that

\[
q_{j+1} = kq_Hj+1 + q_Lj+1
\]

where \(k = 5\) for \(r = 10\) and \(k = 4\) for \(r = 16\), and the digit sets for radix-16 are \(q_H = \{-2, -1, 0, 1, 2\}\) and \(q_L = \{-2, -1, 0, 1, 2\}\).

By the quotient-digit decomposition, we obtain from (1) the two recurrences

\[
\begin{align*}
v[j] &= rw[j] - q_{Hj+1}(kd) \\
w[j + 1] &= v[j] - q_{Lj+1}d
\end{align*} \tag{2}
\]

with quotient digit selection functions

\[
\begin{align*}
q_{Hj+1} &= SEL_H(\hat{rw}[j], \hat{d}) \\
q_{Lj+1} &= SEL_L(\hat{v}[j], \hat{d})
\end{align*}
\]

Values for \(r\) and \(k\) are shown in Table II.

The digit-recurrence algorithm converges if

\[
|w[0]| \leq \rho d \tag{3}
\]

where \(\rho\) is the redundancy factor [12] and is a function of the quotient-digit set and the radix \(r\) (see Table II). Therefore, to ensure convergence for the given redundancy, the recurrence is initialized with a scaled value of the dividend such that \(w[0] = \text{scaled}(x) < \rho d\).

IV. COMBINED DIVIDER DESIGN

A high-level diagram of the combined BID/BFP divider is shown in Fig. 1. The high-level blocks include a normalization block, a recurrence block and a convert-and-round unit. All these blocks are shared to perform BID or BFP division, except the normalization block which is only used in the case of BID-encoded DFP operands. The high-level design is completed by the logic to compute the exponent, the sign (\(S_q = S_x \oplus S_d\)) and the controller which is partially shown in the figure (counter). The inputs to the unit are: the significands of the dividend, \(M_x\), and the divisor, \(M_d\); the exponents, \(E_x\), and \(E_d\); and signs of both operands, \(S_x\) and \(S_d\). The operands may either both be binary64 or both be BID-encoded decimal64 numbers. The inputs to the recurrence are the normalized BID-encoded numbers or the BFP significands, \(x\) and \(d\). There is a control \(CR\) signal not shown in the diagram that manages the execution of BID or BFP division via multiplexers. The output from the convert-and-round block is the non-normalized BID or normalized BFP quotient, \(M_q\).

The rest of this section describes the implementations of the blocks shown in Fig. 1 in more detail.

A. Normalization

As mentioned before, the operands should be normalized in order to apply the digit-recurrence algorithm. As BFP significands are already normalized, this unit only performs normalization on 64-bit BID-encoded significands. Normalization of DFP operands corresponds to multiplying the operands

<table>
<thead>
<tr>
<th>Format</th>
<th>Precision</th>
<th>Exponent length (bits)</th>
<th>Exponent bias</th>
</tr>
</thead>
<tbody>
<tr>
<td>binary64</td>
<td>53 bits</td>
<td>11</td>
<td>1023</td>
</tr>
<tr>
<td>decimal64</td>
<td>16 digits</td>
<td>10</td>
<td>398</td>
</tr>
</tbody>
</table>

TABLE I

64-BIT FLOATING-POINT FORMAT PARAMETERS
by the required power of ten. This is performed in two steps: 1) obtain the power of ten required for the normalization; and 2) multiply the operand by the corresponding power of ten using a rectangular multiplier. A detailed diagram of the hardware needed to carry out the normalization is shown in Fig. 2. More details on the normalization unit are found in [11].

**B. Combined Recurrence Unit**

Fig. 3 shows the hardware to perform the retimed recurrence

\[ w[j] = rw[j - 1] - q_H(kd) \]

\[ v[j] = v[j] - q_L d \]  

(4)

Furthermore, to speed-up the iteration time, the residual \( w[j] \) (and \( v[j] \)) is implemented in carry-save format. The position of registers is indicated with a thicker (blue) horizontal line.

The residual is initialized to \( w[0] \) with a scaled value of \( x \) that for radix-10 is determined in the normalization step and for radix-16 is \( x/16 \).

The selection constants for radix-10 are the same used in [11], while the selection constants used for radix-16 are listed in Table III. For both radices, the \( m_k \) constants are chosen such that \( m_{k-1} = -m_{k+2} \) and \( m_{k0} = -m_{k1} \). In this way, only one constant is stored per \( d \) interval, and the other is obtained by a two’s complement. The combined radix-10 and radix-16 selection function is shown in Fig. 4. The selection of the quotient-digit is done by preloading the corresponding selection constants and by comparing [13] them with the truncated residual \( y = \hat{w}[j] \). Moreover, \( q_L \) is calculated speculatively for all possible values of \( q_H \) and the correct \( q_L \) is selected as soon as \( q_H \) is computed (Fig. 4).

The radix-switch \( CR \) (not shown in Fig. 3) selects the correct values to be used according to the radix.

**radix-10:**
- Selection constants: \( m_{H1}, m_{L2} \) and \( m_{L1} \) for radix-10;
- Precomputed multiple of \( d \): 5d (input to \( q_H \) Mult/mux);
- Shifted \( w_s \) and \( w_c \) values to have 10\( w = 8w + 2w \) in the 4:2 CSA before the \( rw \) registers.

**radix-16:**
- Selection constants: \( m_{H2}, m_{H1}, m_{L2} \) and \( m_{L1} \) for radix-16;
- Shifted \( d \); 8d and 4d (input to \( q_H \) Mult/mux);
- Shifted \( w_s \) and \( w_c \) values to have 16\( w = 8w + 8w \).

The negatives multiples of \( d \) are obtained by inverting the bits (one’s complement) and by setting the carry-in to one in the CSA. The sign-and-zero detection (SZD) unit determines the sign of the residual \( w_{sign} \), and when the residual is zero \( w[j] = 0 \). In the latter case, the quotient is exact and for decimal division the signal \( w_{zero} \) is used to stop the execution of the division if the preferred exponent is obtained. Otherwise, to produce decimal results that comply with IEEE 758-2008, the division should not be stopped until the value with the preferred exponent or closest to the preferred exponent is produced. In case of binary division, if the quotient is exact...
the division is continued until \( 1 \leq M_q < 2.0 \) (the result significand is normalized). Both \( w_{\text{sign}} \) and \( w_{\text{zero}} \) signals are used for rounding as explained in the next section.

### C. Combined Convert-and-Round unit

The on-the-fly conversion and rounding implemented in [11] can be easily be adapted to the radix-16 case because the significands of BID-encoded numbers are binary integers. The quotient-digits are converted and assimilated by the unit shown in Fig. 5. At each iteration \( j \), the quotient-digits \( q_j = kq_H + q_L \) are converted from signed-digit (SD) to the two’s complement digit, \( B \). Then, the partial quotient \( Q[j] \) is updated as

\[
Q[j] \leftarrow rQ[j - 1] + B
\]

In addition to \( q_j \), \( q_j - 1 \) and \( q_j + 1 \) are stored because they are used for rounding. As Figure 5 shows, in radix-10 division, the detection of exact division \( (w_{\text{zero}}=1) \) occurs at the same time as the \( q_j \) conversion and assimilation. Therefore, the assimilation of digit \( q_j \) is delayed one cycle.

Rounding is performed in the same unit as conversion and assimilation. In this work, we only consider the rounding mode roundTiesToEven. The other rounding modes can be implemented similarly. Rounding is performed in the least-significant digit of the quotient to be assimilated in \( Q \), \( q_R \). The rounding is performed by adding a rounding amount to the least-significant digit to be assimilated, and checking the conditions shown in Table IV.

### V. Implementations and Comparisons

In this section, we present the results from evaluating the combined BID/BFP divider. The divider has been modeled in RTL-level VHDL and was simulated using Synopsys VSS and synthesized by using Synopsys Design Compiler and the STM 90nm CMOS standard cell library. The synthesis results are shown in Table V, along with the results of the BID standalone

---

**Table III**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( m_H2 )</th>
<th>( m_H1 )</th>
<th>( m_L2 )</th>
<th>( m_L1 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0002</td>
<td>80</td>
<td>16</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>1.0012</td>
<td>56</td>
<td>16</td>
<td>14</td>
<td>4</td>
</tr>
<tr>
<td>1.0102</td>
<td>66</td>
<td>20</td>
<td>16</td>
<td>5</td>
</tr>
<tr>
<td>1.0112</td>
<td>68</td>
<td>20</td>
<td>17</td>
<td>5</td>
</tr>
<tr>
<td>1.1001</td>
<td>72</td>
<td>24</td>
<td>18</td>
<td>6</td>
</tr>
<tr>
<td>1.1011</td>
<td>80</td>
<td>24</td>
<td>20</td>
<td>6</td>
</tr>
<tr>
<td>1.1101</td>
<td>88</td>
<td>28</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>1.1111</td>
<td>88</td>
<td>28</td>
<td>22</td>
<td>7</td>
</tr>
</tbody>
</table>

---

The first quotient-digit produced is either 1 or 0.
The results indicate that adding support to perform BFP division in a BID divider does not change the clock period of the standalone BID divider. However, the total area is increased by 17%, mostly due to the increased area of the recurrence block. Furthermore, the normalization block for BID operands has a large impact on the total area of each divider. In particular, the rectangular multiplier of the normalization unit has an area of 61,000 μm².

The data in Table VI show the number of cycles required by each of the blocks of the combined divider of Fig. 1. We can see that BID normalization penalizes BID division again. The results of the combined BID/DFP divider are compared with the DPD/BFP combined unit of [10] and are shown in Table VII. The results show that the BID/BFP divider can be clocked faster. This was somewhat expected as in the DPD/BFP divider the same datapath is shared by BCD and binary numbers. The total operation latencies are similar because BCD normalization takes fewer cycles. The area of the recurrence plus conversion-and-rounding units of the combined BID/BFP is 20% less than the combined DPD/BFP unit. However, the normalization in the combined BID/BFP divider has a large impact on the area.

### Table IV
Rounding conditions for radix-r

<table>
<thead>
<tr>
<th>Condition</th>
<th>digit to assimilate</th>
</tr>
</thead>
<tbody>
<tr>
<td>((B + R) &lt; r)</td>
<td>(q_R - 1)</td>
</tr>
<tr>
<td>(0 ≤ (B + R) &lt; r)</td>
<td>(q_R)</td>
</tr>
<tr>
<td>((B + R) ≥ r)</td>
<td>(q_R + 1)</td>
</tr>
</tbody>
</table>

### Table V
Comparison standalone BID and combined BID/BFP divider

<table>
<thead>
<tr>
<th>Timing (ns)</th>
<th>BID</th>
<th>BID/BFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_C)</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>Latency r-10</td>
<td>24.0</td>
<td>24.0</td>
</tr>
<tr>
<td>Latency r-16</td>
<td>-</td>
<td>17.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Area (μm²)</th>
<th>BID</th>
<th>BID/BFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>normalization</td>
<td>83,000</td>
<td>85,000 +2%</td>
</tr>
<tr>
<td>recurrence</td>
<td>33,300</td>
<td>51,900 +56%</td>
</tr>
<tr>
<td>convert-round</td>
<td>10,600</td>
<td>12,700 +20%</td>
</tr>
<tr>
<td>controller</td>
<td>660</td>
<td>680</td>
</tr>
<tr>
<td>divider</td>
<td>127,000</td>
<td>149,000 +17%</td>
</tr>
</tbody>
</table>

* BID divider of [11]

### Table VI
Combined BID/BFP division unit delay breakdown

<table>
<thead>
<tr>
<th></th>
<th>radix-10</th>
<th>radix-16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normalization</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>Initialization</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Recurrence</td>
<td>17</td>
<td>14</td>
</tr>
<tr>
<td>Rounding digit</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOTAL</td>
<td>24</td>
<td>17</td>
</tr>
</tbody>
</table>

### Table VII
Comparison combined DPD/BFP and combined BID/BFP divider

<table>
<thead>
<tr>
<th></th>
<th>DPD/BFP</th>
<th>BID/BFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing</td>
<td>cycles</td>
<td>ns</td>
</tr>
<tr>
<td>(T_C)</td>
<td>1.05</td>
<td>1.00</td>
</tr>
<tr>
<td>Latency r-10</td>
<td>2+20=22</td>
<td>23.1</td>
</tr>
<tr>
<td>Latency r-16</td>
<td>16</td>
<td>16.8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Area (μm²)</th>
<th>DPD/BFP</th>
<th>BID/BFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>normalization</td>
<td>12,500</td>
<td>85,000 +680%</td>
</tr>
<tr>
<td>rec. + C.&amp; R.</td>
<td>78,500</td>
<td>65,000</td>
</tr>
<tr>
<td>divider</td>
<td>91,000</td>
<td>149,000 +74%</td>
</tr>
</tbody>
</table>

* DPD/BFP divider of [10]

VI. Conclusions

This paper presents a combined decimal and binary floating-point divider for BID-encoded decimal numbers. Relative to a standalone BID divider, the combined BID/BFP divider has the same clock period, the same latency for BID division, and only a 17% increase in area. This indicates that a combined BID/BFP divider may have advantages over separate BID and BFP divider designs. A significant portion of the combined divider’s area is due to a large binary multiplier in the normalization unit. However, this multiplier or a similar binary multiplier could also be used to help perform other BID operations, such as addition, subtraction, and multiplication.

### References