Radix-16 Combined Division and Square Root Unit

Alberto Nannarelli
Dept. Informatics and Mathematical Modelling
Technical University of Denmark
Kongens Lyngby, Denmark
Email: an@imm.dtu.dk

Abstract—Division and square root, based on the digit-recurrence algorithm, can be implemented in a combined unit. Several implementations of combined division/square root units have been presented mostly for radices 2 and 4. Here, we present a combined radix-16 unit obtained by overlapping two radix-4 result digit selection functions, as it is normally done for division only units. The latency of the unit is reduced by retiming and low power methods are applied as well. The proposed unit is compared to a radix-4 combined division/square root unit, and to a radix-16 unit, obtained by cascading two radix-4 stages, which is similar to the one implemented in a state-of-the-art processor.

Keywords—Floating-point, division, square root, digit-recurrence.

I. INTRODUCTION

Although division and square root are much less frequent than addition and multiplication, most of multicore and embedded system processors have the two operations implemented in hardware.

In [1] it is reported that the consumers of division results are multiplications and additions, and therefore, a not efficient implementation of division will degrade overall performance.

The division and square root algorithms can be implemented for floating-point binary64 (formerly double-precision) by two classes of iterative algorithms.

The digit-recurrence algorithms require a number of iterations depending on the power-of-two radix chosen [2]. The main advantages are that the necessary hardware (and consequently, the power dissipated) is small and the rounding is easy as the remainder is computed as part of the algorithm.

The multiplicative algorithms (e.g. Newton-Raphson) are based on the computation of the reciprocal (or inverse square root) and then the result of the operation is obtained by multiplication [3]. With respect to the digit-recurrence algorithm, this requires less iterations (convergence is quadratic), but it requires a multiplier (larger than hardware necessary for digit-recurrence) that normally is not the one used for multiplication to not lose performance. Moreover, the rounding is not straightforward as for digit-recurrence.

Division (square root) is implemented by the radix-4 digit-recurrence algorithm, with some variants, in Intel Pentium CPUs [4], in ARM processors [5], in IBM FPUs [6] and by a radix-16 unit in the Intel Core2 processors [4].

On the other hand, division (square root) by iterative multiplication it has been chosen in AMD processors [7], NVIDIA GPUs [8], and in Intel Itanium CPUs [9].

In this paper, we focus on the digit-recurrence algorithm by combining radix-16 division and square root (div/sqrt in the following) in a single unit. This combination has been done in the past for radix-8 in [10], for radix-4 in [11] and recently in [5] and [12]. The Intel Core2 (code named Penryn) div/sqrt unit is implementing radix-16 by cascading two radix-4 stages similar to those of [5].

Here we propose the radix-16 combination of div/sqrt by overlapping, instead of cascading, two radix-4 stages [2]. In this way, we obtain a reduced operation latency with relatively small area and power dissipation overhead.

The results of the implementation are compared to a unit similar to the one of the Penryn, to a radix-4 combined unit, and to a radix-16 division only unit to see the overhead of square root combination.

II. ALGORITHM

Because of the similarities in the digit-recurrence algorithm, division and square root can be effectively implemented in the same unit. By defining the two operations as

\[
\begin{align*}
\text{division:} & \quad q = \frac{d}{s} + r \text{rem} \\
\text{square root:} & \quad s = \sqrt{x}
\end{align*}
\]

where \( x \) is the dividend/radical, \( d \) the divisor, \( q/s \) is the result (quotient/square root), and \( r \text{rem} \) is the remainder, the generic radix-\( r \) division and square root, described in detail in [2], is implemented by the residual recurrence

\[
w[j+1] = rw[j] + F[j] \quad j = 0, 1, \ldots m \quad (1)
\]

in which \( w[j] \) is the residual at iteration \( j \) (initialized by \( x \)),

\[
F[j] = \begin{cases} 
-q_{j+1} d & \text{(division)} \\
-(S[j]S_{j+1} + \frac{1}{2} r^{-(j+1)} s_{j+1}^2) & \text{(square root)}
\end{cases} \quad (2)
\]

The result digit \( q_{j+1} \) for division and \( s_{j+1} \) for square root) are determined, at each iteration, by a selection function

\[
\begin{align*}
q_{j+1} &= \text{SEL}(\hat{d}, \hat{y}) \quad \text{(division)} \\
s_{j+1} &= \text{SEL}(\hat{S}[j], \hat{y}) \quad \text{(square root)}
\end{align*}
\]

where \( \hat{d} \) and \( \hat{S}[j] \) are respectively \( d \) and \( S[j] \) truncated after the \( \delta \)-th fractional bit, and \( \hat{y} \) is an estimate of \( rw[j] \).
A. Radix-16 Division Recurrence

For higher radices, to avoid using multipliers to form $F[j]$ the quotient/result digit is usually decomposed in two parts. For example, for radix-16 division, a possible decomposition is

$$q_j = 4q_{Hj} + q_{Lj}$$

(3)

with $q_{Hj} \in \{-2, -1, 0, 1, 2\}$, $q_{Lj} \in \{-2, -1, 0, 1, 2\}$ and a corresponding digit set $q_j \in [-10, 10]$.

With this decomposition, the retimed\(^1\) radix-16 division recurrence is

$$\begin{align*}
v[j] &= 16w[j - 1] - q_{Hj}(4d) \\
w[j] &= v[j] - q_{Lj}d
\end{align*}$$

(4)

with $w[0] = x$ (eventually shifted to ensure convergence). and the selection function is also split into two parts

$$\begin{align*}
q_{Hj} &= SEL_H(\hat{r}\hat{w}, d_{\delta}) \\
q_{Lj} &= SEL_L(\hat{v}, d_{\delta})
\end{align*}$$

(5)

where $y = \hat{r}\hat{w}$ and $\hat{v}$ are truncated to a few MSBs (10 for division) and $d_{\delta}$ are the 3 bits of $d$ ($0.5 \leq d < 1.0$) of weight $2^{-2}, 2^{-3}, 2^{-4}$. However, because the two radix-4 stages are overlapped, $q_{Lj}$ is computed speculatively for all the possible outcomes of $q_{Hj}$ and the right one is selected once $q_{Hj}$ is determined. That is

$$q_{Hj} = SEL_H(y, d_{\delta})$$

and

$$q_{Lj} = \begin{cases} 
SEL_L(y + 2d, d_{\delta}) & \text{if } q_{Hj} = -2 \\
SEL_L(y + d, d_{\delta}) & \text{if } q_{Hj} = -1 \\
SEL_L(y, d_{\delta}) & \text{if } q_{Hj} = 0 \\
SEL_L(y - d, d_{\delta}) & \text{if } q_{Hj} = +1 \\
SEL_L(y - 2d, d_{\delta}) & \text{if } q_{Hj} = +2
\end{cases}$$

(6)

The residual(s) $w[j]$ ($v[j]$) are usually stored in carry-save representation ($w_s, w_{cs}, \ldots$) to reduce the iteration time.

The recurrence of (4) is illustrated in Figure 1. The iteration is delimited by a dashed horizontal line in the figure, corresponding to the position of the registers in the hardware implementation.

The division unit is completed by a on-the-fly convert-and-round unit [2] which converts the radix-16 quotient-digit from the signed-digit representation to unsigned binary representation of the quotient $q$, and performs the rounding

B. Radix-16 Square Root Recurrence

The retimed radix-16 square root recurrence

$$w[j] = 16w[j - 1] - s_j\left(S[j - 1] + \frac{1}{2}16^{-j}s_j\right)$$

by introducing

$$P[j - 1] = S[j - 1] + \frac{1}{2}16^{-j}s_j$$

\(^1\)In the hardware implementation the quotient-digit is computed at the end of the cycle (iteration) [13].

$$v[j] = 16w[j - 1] - q_{Hj}(4d)$$

which can be decomposed, by splitting the result digit

$$s_j = 4s_{Hj} + s_{Lj},$$

into

$$\begin{align*}
v[j] &= 16w[j - 1] - s_{Hj}(4P[j - 1]) \\
w[j] &= v[j] - s_{Lj}P[j - 1]
\end{align*}$$

(7)

The selection function is:

$$\begin{align*}
q_{Hj} &= SEL_H(\hat{r}\hat{w}, \hat{S}[j - 1]) \\
q_{Lj} &= SEL_L(\hat{v}, \hat{S}[j - 1])
\end{align*}$$

(8)

However, differently from division, the result-digit $s_j$ and the residual $w[j]$ depend on the partial result $\hat{S}[j]$ which is updated at each iteration by the on-the-fly conversion. This issue is addressed in Section III.

C. Radix-16 Combined Division/Square Root Recurrence

The radix-16 recurrences (4) and (7) can be combined as follows

$$\begin{align*}
w[j] &= v[j] + F_L[j - 1]
\end{align*}$$

(9)

where

$$\begin{align*}
F_H[j - 1] &= \begin{cases} 
-q_{Hj}d & \text{(division)} \\
-s_{Hj}P[j - 1] & \text{(square root)}
\end{cases} \\
F_L[j - 1] &= \begin{cases} 
-q_{Lj}d & \text{(division)} \\
-s_{Lj}P[j - 1] & \text{(square root)}
\end{cases}
\end{align*}$$

(10)

In the following, in the combined unit, we use $q_j$ to refer to both the quotient and result digit. Moreover, in the
selection function we need to select among \( d \) and \( S[j - 1] \) for the two operations.

**D. Selection Function**

With the decomposition of (3) each radix-4 quotient-digit (result-digit) has a redundancy \( \rho = \frac{1}{4} \) and the selection function of [2] for the radix-4 combined division and square root can be used.

The bounds for division are
\[
U_k[j] = d(k + \rho) \\
L_k[j] = d(k - \rho)
\]
and for square root
\[
U_k[j] = S[j](k + \rho) + \frac{1}{2}(k + \rho)2^{-(j+1)} \\
L_k[j] = S[j](k - \rho) + \frac{1}{2}(k - \rho)2^{-(j+1)}
\]

The selection constants for the combined radix-4 from [2] can be used.

The radix-4 result-digit \( q_{j+1} \) is determined by performing a comparison [14] of the truncated residual \( y \) (carry-save) with the four values \( (m_k) \) representing the boundaries to select the digit for the given \( d/S[j] \). That is,
\[
y \geq m_2 \rightarrow q_{j+1} = 2 \\
m_1 \leq y < m_2 \rightarrow q_{j+1} = 1 \\
m_0 \leq y < m_1 \rightarrow q_{j+1} = 0 \\
m_{-1} \leq y < m_0 \rightarrow q_{j+1} = -1 \\
y < m_{-1} \rightarrow q_{j+1} = -2
\] (11)

With respect to the selection constants of [2], when implementing selection by comparison, it is convenient to have symmetrical selection constants \( m_k \)'s with respect to the positive/negative values of \( y \). In this way, only one constant is stored per \( d/S[j] \) interval, and the other is obtained by a two's complement
\[
m_{-1} = -m_2 \quad \text{and} \quad m_0 = -m_1
\]

The modified constants \( m_k \)'s are listed in Table I.

In the first row of Table I, \( m_{-1} = -m_2 - 1 = -13 \) because otherwise the algorithm is not converging. However, \(-13\) is the one's complement of 12 and this exception can be easily overcome in the hardware implementation\(^2\).

**III. Architecture**

In this section the architecture implementing the combined div/sqrt for binary64 (double-precision) is presented.

We assume the operands \( x \) (dividend/radixcand) and \( d \) (divisor) normalized in \([0,5,1)\). To ensure convergence \((|w[j]| \leq pd)\), \( w[0] \) is initialized to \( x/4 \) for division. For square root, the result is initialized to \( S[0] = 1.0 \) and \( w[0] = x - 1.0 \). Moreover, if the biased exponent of \( x \) is odd, the recurrence is initialized as \( w[0] = \frac{x}{2} - 1.0 \).

\(^2\)Normally, two's complement is implemented in hardware by bit inversion (one's complement) and adding a '1' in the next available adder.

<table>
<thead>
<tr>
<th>( d/S[j] )</th>
<th>( m_2 )</th>
<th>( m_1 )</th>
<th>( m_0 )</th>
<th>( m_{-1} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1000</td>
<td>12</td>
<td>4</td>
<td>-4</td>
<td>-13</td>
</tr>
<tr>
<td>0.1001</td>
<td>14</td>
<td>4</td>
<td>-4</td>
<td>-14</td>
</tr>
<tr>
<td>0.1010</td>
<td>16</td>
<td>6</td>
<td>-6</td>
<td>-16</td>
</tr>
<tr>
<td>0.1011</td>
<td>17</td>
<td>6</td>
<td>-6</td>
<td>-17</td>
</tr>
<tr>
<td>0.1100</td>
<td>18</td>
<td>6</td>
<td>-6</td>
<td>-18</td>
</tr>
<tr>
<td>0.1101</td>
<td>20</td>
<td>8</td>
<td>-8</td>
<td>-20</td>
</tr>
<tr>
<td>0.1110</td>
<td>22</td>
<td>8</td>
<td>-8</td>
<td>-22</td>
</tr>
<tr>
<td>0.1111</td>
<td>23</td>
<td>8</td>
<td>-8</td>
<td>-23</td>
</tr>
</tbody>
</table>

Values on \( m_k \) are multiplied by 16.

![Table I: Selection constants for radix-16 division](image)

**Figure 2. Structure of radix-16 combined div/sqrt unit.**

To simplify the description of the architecture implementing the recurrence of (9) (10) and the selection function of (5) (8), we split the recurrence into two paths:

- **W-path** is the wide path (58 bits for binary64) implementing (9) and (10).
- **q-path** is the narrow path (max. 12 bits) implementing the overlapped selection function and the necessary speculation.

The on-the-fly conversion algorithm [2] produces the quotient of division and \( S[j] \) to be used in the iterations. To avoid the use of a carry-propagate adder, two variables \( A \) and \( B \) are required. They are updated, in every iteration, as follows:
\[
A[j] = S[j] \quad \text{and} \quad B[j] = S[j] - 16^{-j}
\]

At the end of the iterations, \( A[m] \) contains the rounded quotient of the division, or the square root.

The top-level unit (the computation of exponent and sign is straightforward and not covered in the paper) is sketched in Figure 2 and the detail of the implementation is given next. The combined div/sqrt unit is completed by a controller (not in the figure), containing a sequencer \( K \) keeping track of the iterations used for sqrt, plus some other signals to set multiplexers and enable registers. We assume that a signal (1-bit) \( OP \) sets the operation to div or sqrt.
A. Block W-path

The block W-path, shown in Figure 3, implements the expressions (w and v are carry-save):

\[ v[j] = 16w[j-1] + 4F_H[j-1] \]
\[ w[j] = v[j] + F_L[j-1] \]

In the figure, a thicker (blue) line indicates the position of the registers. The datapath is 58 bits wide. The operations performed in the blocks of Figure 3 are described below.

- **Initialize Mux** is used to initialize the recurrence as follows:
  \[
  OP = 0 \text{ (div)} : \quad rw_s = x/4 \quad rw_c = 0 \\
  OP = 1 \text{ (sqrt)} : \quad rw_s = x \quad rw_c = -1
  \]
  The multiplexer takes care of shifting \( x \) two (OP=0) or one (OP=1 and odd exponent) positions to the right.

- **F-generate** (FGEN) generates the signals \( F_H[j] \) and \( F_L[j] \) as described in expression (10). For division, it is straightforward as it works as a multiplexer selecting \( -2d, -d, 0, d, 2d \). For square root, the generation of \( F \) is more complicated as the bits of \( A \) and \( B \) are loaded in position (radix-4) according the sequencer \( K \). More detail on FGEN operation can be found in [2] and [11].

- **AB update & D select** is necessary to update \( A \) and \( B \) according to the value of \( q_H \). Because the conversion of \( A \) is delayed one cycle in the retimed implementation, it is necessary to perform the radix-4 update with \( q_H \) to avoid errors in the residual. The update is done by replacing \( B \) with \( A \) if \( q_H > 1 \), or vice-versa if \( q_H < 1 \), and by appending the converted \( q_H \) digit in the position indicated by the sequencer \( K \). When division, \( d \) is selected.

B. Block q-path

Before describing the q-path, we recall how selection-by-comparison [14] and radix-16 by overlapping two radix-4 stages are implemented in hardware for division.

The selection of (11) can be implemented with a unit (QSEL) similar to that depicted in Figure 4.a where four 8-bit comparators (sign-det.) are used to detect in which range \( y \) lies. The coder then encodes \( q_H \) in 1-out-of-4 code which is suitable to drive multiplexers.

In parallel, all five possible outcomes of \( q_L \) are computed speculatively (Figure 4.b), and then one of them is selected once \( q_H \) is determined. Therefore, the computation of \( q_L \) is overlapped to that of \( q_H \), and \( q_L \) is obtained with a small additional delay.

Figure 5 (q-path) shows the additions to Figure 4.b necessary to implement square root. There are two main issues:

1) \( \hat{S}[j] \) (or \( \hat{A} \) in the figure) is not constant, as it is \( d \) in division, through the iterations.
2) The computation of the speculative $\hat{F}$’s is also depending on the iterations.

The main problem is that, although the few bits necessary for the q-path (12 bits for $\hat{A}$ and $\hat{B}$) can be determined in three radix-16 iterations, it might happen that if there is a sequence of $q_j = 0$, the update of $A$ can occur at later iterations. Therefore, to be able to handle these cases, a 12 bit replica of the on-the-fly conversion is necessary to update $\hat{A}$ (and $\hat{B}$).

The solution for the changing $\hat{A}$ has already been addressed in [2] for $q_H$ by implementing the selection of the bits of $\hat{A}$ according to Table II.

However, for the speculative computation of $q_L$, we might need to change the $m_k$’s constants on-the-fly. This is illustrated with the following example.

For square root, the first non-zero radix-4 digit is either
-1 or -2. If the first non-zero radix-4 digit is -2, then the following non-zero digit is positive. Consequently,

$q_H[1] = \{0, -1, -2\}$

and to select the constants of $q_L[1]$ we might have to update $\hat{A}$ to $\hat{A}_u$ (and $\hat{B}_u$) as follows (see Table I and Table II):

\[
\begin{align*}
q_H[1] & \rightarrow \hat{A}_u[1] & m_k
\end{align*}
\]

and this situation can occur at each iteration, if there is an initial sequence of zero digits. By introducing a state ($zero = 1$) which is reset when the first non-zero digit appears, and by indicating with $m_k(a)$ the set of constants for the specific $\hat{A}_u$, the example below can be generalized by

\[
q_L[1] = \begin{cases} \\
\hat{A}_u[1] & m_k
\end{cases}
\]

This situation can occur at each iteration, if there is an initial sequence of zero digits. By introducing a state ($zero = 1$) which is reset when the first non-zero digit appears, and by indicating with $m_k(a)$ the set of constants for the specific $\hat{A}_u$, the example below can be generalized by

\[
q_L[1] = \begin{cases} \\
\hat{A}_u[1] & m_k
\end{cases}
\]

From the example above, it is also clear that three separate tables are necessary to fetch the $m_k$’s for the $q_L$ selection:

\[
\begin{align*}
1) & \text{ set } m_L^+ \text{ when } q_H \geq 0; \\
2) & \text{ set } m_L^{-2} \text{ when } q_H = -1; \\
3) & \text{ set } m_L^{-} \text{ when } q_H = -2;
\end{align*}
\]

When the operation is division, these three tables are bypassed (mux) and the same set of $m_k$’s is used throughout the whole division (see Figure 6).

Finally, the blocks **F-mux** select the speculative values to be added to $y$ for the digit values $q_H = \{-2, -1, 1, 2\}$. This is realized with multiplexers selecting according to the operation (div/sqrt) and the iterations as explained in Figure 7.
**C. Timing Diagram and Latency**

Figure 8 shows the timing paths of the radix-16 combined div/sqrt unit. The numerical values obtained by implementing the unit (see detail in Section V) for these paths are reported in Table III. In the table, the delay in the paths from the starting node (register) to the arriving node are presented. The critical path (highlighted in Figure 8) is 1.083 ns and it is between register \( q_H \) and \( q_L \).

The unit can be retimed by moving the position of the registers along the paths, or by moving the clock edges by controlled skew, to try and reduce the delay of the critical path.

However, no retiming will improve the delays in the paths between the same register (diagonal in Table III). By looking at the table, the longest delay on the diagonal is 1.082 ns for \( q_L \rightarrow q_L \). This is basically the same value as the critical path (the FO4 delay in the library used in 45 ps) making any further retiming optimization useless.

On the other hand, due to the retimed implementation of the recurrence, the slack across register \( w \) (actually two registers for carry-save representation) is quite significant (1083-606=447 ps) and it can be utilized to design a large portion of the W-path (48 least-significant bits) for low power by trading off delay and reduced power.

As for the number of cycles, for both operations, 16 cycles, including initialization and rounding, are needed.

<table>
<thead>
<tr>
<th>from / to</th>
<th>( q_H )</th>
<th>( q_L )</th>
<th>( w )</th>
<th>( A )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( q_H )</td>
<td>1.032</td>
<td>1.083</td>
<td>0.552</td>
<td>0.472</td>
</tr>
<tr>
<td>( q_L )</td>
<td>1.031</td>
<td>1.082</td>
<td>0.548</td>
<td>0.472</td>
</tr>
<tr>
<td>( w )</td>
<td>1.013</td>
<td>1.066</td>
<td>0.606</td>
<td>0.817</td>
</tr>
<tr>
<td>( A )</td>
<td>1.032</td>
<td>1.032</td>
<td>0.534</td>
<td>-</td>
</tr>
</tbody>
</table>

**Table III Timing Paths [\( \text{ns} \)].**

(binary32/binary64 compliant division and square root, plus extended precision (64 bits) and integer division. The unit consists of three main parts: the pre-processing stage necessary to normalize integer operands to ensure convergence; the recurrence stage; and the post-processing stage where the rounding is performed.

The recurrence is composed of two cascaded radix-4 stages synchronized by a two-phase clock to form a radix-16 stage (4 bits of quotient computed) over a whole clock cycle.

Each radix-4 stage is realized with a scheme similar to that of [5] shown in Figure 10. For each radix-4 stage the result-digit is determined by performing a comparison of the truncated residual \( y = 4w[j] \) (carry-save) with the four values \( (m_k) \) representing the boundaries to select the digit for the given \( d (S[j]) \). In parallel, all partial remainders \( w^k[j+1] \) are computed speculatively, and then one of them is selected once \( q_{j+1} \) is determined. The carry-save output of the radix-4 stage is then hardwired to shift-left 2 bits (multiplication by 4).

This scheme was selected because of the reduced logical depth. However, the speculation on the whole \( w \)-word (68 bits for the Core2 format), is quite expensive in terms of area and power dissipation.

IV. OTHER ARCHITECTURES FOR COMBINED DIV/SQRT

The div/sqrt unit implemented in the Intel Core2 (Penryn) family is sketched in Figure 9 [4]. It implements IEEE
The units are synthesized by Synopsys’s Design Compiler with a 90 nm CMOS standard cell library providing two types of cells for each logic gate: a standard-$V_t$ cell and a high-$V_t$ cell to obtain reduced power dissipation to be used in paths with a slack. For comparison purposes, the FO4 inverter delay is 45 ps and the area of the NAND2 gate is 4.4 $\mu m^2$ in this library.

The units have been modeled in VHDL at RTL-level and synthesized to obtain the maximum speed. Because in our design flow we do not use two-phase clocks, for the *Penryn implementations we cascaded the two radix-4 stages of Figure 9 into a single clock cycle.

We used Synopsys’s Power Compiler to estimate the power based on randomly generated input vectors by using an instruction mix (division/square root) in a ratio 5:1 to keep into account the different frequencies of the two operations. For all units, the average power dissipation was estimated at a normalized frequency of 100 MHz.

We also estimated the average energy to complete a full operation

$$E_{op} = P_{ave} \times \text{latency}. $$

The synthesis results are summarized in Table IV.

The fastest unit in terms of clock cycle is clearly the radix-4 combined. In our implementation the delay is 19 FO4 which is quite close to the value reported in [5] (17 FO4). However, the extra number of cycles makes its latency and $E_{op}$ larger than those of c16over.

The overhead of combining div/sqrt is about 10% for c16over over d16over for delay/latency and higher for power and area (24% and 64% respectively).

For the cPenryn, the overhead over dPenryn in delay is negligible, but the impact on area is quite large. As for the power dissipation, it is likely that for the *Penryn it is overestimated because the original clocking scheme (two-phase) prevents transitions generated in the upper radix-4 stage to propagate in the lower one. However, the speculation in the wide ($w$) path makes the unit dissipating more power than the *16over approach where the speculation is in the narrow path.

When comparing c16over and cPenryn, Table IV shows that the proposed unit is superior in all the metrics.

In summary, the results show that the proposed radix-16 combined div/sqrt unit has a shorter latency when compared to a unit similar to the one of Intel Core2 and consumes significantly less power. On the other hand, the overhead introduced by the square root is 11% for latency and 24% for power dissipation with respect to a radix-16 division only unit.

VI. CONCLUSIONS

In this work, we developed a radix-16 combined division and square root unit based on the digit-recurrence algorithm

$V_t$ is devices’ threshold voltage.
by overlapping two radix-4 stages for the implementation of the selection function.

The main challenge is in updating the partial result of square root ($S_j$), necessary for speculation, by keeping the latency low. To achieve this objective, the following design choices were made:

- The two radix-4 selection functions are overlapped to reduce the cycle time.
- As a consequence, we need to update the partial result ($\hat{A}$ and $\hat{B}$) in the narrow path (q-path) to compute $q_L$ correctly.
- Due to speculation in computing $q_L$, different values of $m_k$’s might be required in the initial iteration. This problem is solved by replicating the $m_k$-tables (three of them) for the selection of $q_L$ (Figure 6). Having symmetrical values of $m_k$ makes the tables quite small (52 NAND2 each).
- In the W-path, because $F_W[j]$ and $F_L[j]$ operate radix-4 for sqrt, it is necessary to update the values of $A$ and $B$ according to $q_H$ to compute the right $F_L[j]$. This is done by the block AB update & D select in Figure 3.

With respect to the Penryn-like unit, the advantages of performing speculation on the narrow path, instead of the wide path, are evident by looking at the results of Table IV.

Clearly, the combination of div/sqrt has an overhead over the implementation of division only, but the increase in clock cycle is limited (10%) and the increase in power dissipation can be reduced by more aggressive design methods for low power. This is going to be addressed in future work.

In conclusion, we have presented a radix-16 combined division and square root unit for binary64 (significand computation) that has the lowest latency among some recently presented units of the same type (combined div/sqrt), including a unit similar to the one of the Intel Core2 processor.

ACKNOWLEDGMENTS

The author wishes to thank Tomás Lang for his suggestions and comments on the design of the unit.

REFERENCES


$P_{\text{ave}}$ is average power measured at 100 MHz.

Table IV

RESULTS OF IMPLEMENTATIONS.

<table>
<thead>
<tr>
<th>Unit</th>
<th>Crit. Path ratio</th>
<th>Cycles</th>
<th>Latency [ns]</th>
<th>Area NAND2 ratio</th>
<th>$P_{\text{ave}}$ [mW] ratio</th>
<th>$E_{\text{op}}$ [pJ]</th>
</tr>
</thead>
<tbody>
<tr>
<td>c16over</td>
<td>1.083 1.11</td>
<td>16</td>
<td>17.33</td>
<td>59.685 1.64</td>
<td>3.00 1.24</td>
<td>480</td>
</tr>
<tr>
<td>cPenryn</td>
<td>1.328 1.37</td>
<td>16</td>
<td>21.25</td>
<td>71.714 1.97</td>
<td>3.80 1.57</td>
<td>608</td>
</tr>
<tr>
<td>d16over</td>
<td>0.972 1.00</td>
<td>16</td>
<td>15.55</td>
<td>36.443 1.00</td>
<td>2.42 1.00</td>
<td>388</td>
</tr>
<tr>
<td>dPenryn</td>
<td>1.333 1.37</td>
<td>16</td>
<td>21.33</td>
<td>51.761 1.42</td>
<td>3.46 1.43</td>
<td>553</td>
</tr>
<tr>
<td>r4comb</td>
<td>0.857 0.88</td>
<td>28</td>
<td>24.00</td>
<td>42.911 1.18</td>
<td>2.10 0.87</td>
<td>588</td>
</tr>
</tbody>
</table>

176