CURRICULUM VITAE updated at 25th of March 2019
\Large{\bf CURRICULUM VITAE}
CURRICULUM VITAE
ALBERTO NANNARELLI
Associate professor
Technical University of Denmark
DTU Compute
(Department of Applied Mathematics and Computer Science)
Embedded System Engineering
Richard Petersens Plads - Building 322
Lyngby, Denmark
(+45) 4525 3725 (office)
(+45) 4593 0074 (FAX)
e-mail |
 |
| |
 |
CURRENT POSITION
Associate professor at Technical University of Denmark, Department of
Applied Mathematics and Computer Science (DTU Compute).
EDUCATION
- Ph.D. in Electrical and Computer Engineering, June 1999.
University of California, Irvine (USA).
Dissertation: Low Power Division and Square Root.
Advisor: Prof. Tomas Lang.
- M.S. in Electrical and Computer Engineering, June 1995.
University of California, Irvine (USA).
Thesis: VLSI implementation of a Radix-512 Divider.
Advisor: Prof. Tomas Lang.
- Eng. Degree "Laurea" in Electrical Engineering, May 1988.
University of Rome "La Sapienza", Roma, Italy.
Thesis: VLSI Realization of a RNS Divider.
Advisor: Prof. Roberto Lojacono.
EXPERIENCE
- Dept. of Electrical Engineering, University of Rome "Tor Vergata", Rome
(Italy)
Post-doc Researcher
(Sept.'99 - May '03).
Hardware design for Digital Signal Processing. Finite Arithmetic. Low power
design applied to arithmetical structures. Reconfigurable computing for
DSP processors.
- Dept. of Electrical & Computer Engineering, University of California, Irvine (USA)
Research Assistant (Jan'94 - June'99)
Numerical Processors. Study and implementation of division and
square root units based on digit-recurrence algorithm.
Development of design techniques suitable to reduce the power dissipation
in numerical processors and characterization of performance (delay, area,
power) of division and square root units.
- Rockwell International, Newport Beach (CA), USA
Summer Intern (July'95 - Sept'95) )
Multimedia Communications Division.
CMOS design of arithmetical units.
- Ericsson Telecomunicazioni, Rome (Italy)
System & Software Engineer (Sept'91 - Aug'93)
Embedded software design, integration and testing for public telephone
exchanges. System studies on new features for telephone network testing and
maintenance.
- STMicroelectronics (formerly SGS-Thomson Microelectronics),
Agrate Brianza (Italy)
Design Engineer (Apr'90 - Aug'91)
CMOS Standard Cells design and characterization.
Electrical level simulation and power consumption studies. Developed a tool
for automatic cell characterization (ACC).
- Military Service in the Italian Army (Mar'89 - Mar'90)
- I.P.I.A. High School, Orvieto (Italy) (Sept.'88 - Mar.'89)
Teacher of digital and analog electronics.
PUBLICATIONS
Publications list
TEACHING EXPERIENCE
Years 2003-(today)
Courses currently taught at the Technical University of Denmark (DTU).
- Computer Architecture
- VLSI Design
- Design of Arithmetic Processors
Courses taught in the past at DTU.
- Advanced Digital Design Techniques
(5 terms: fall 2004 - fall 2008)
- Digital Systems
Years 1999-2003
- University of Rome "Tor Vergata", Roma, Italy
- Digital Electronics (Academic Years 2000/2001, 2001/2002)
- Signal Processing in Measurement Systems
(Academic Years 2000/01, 2001/02, 2002/03)
- University of Perugia, Orvieto campus, Italy
- Design of Data Acquisition and Processing Systems
(Ac. Years 1999/2000, 2000/01, 2001/02, 2002/03)
- Electronic Instruments and Measurement
(Academic Year 2000/01)
Previous years
- Dept. of Electrical & Computer Eng., University of California, Irvine (USA)
Teaching Assistant (1994 - 1999)
OTHER ACTIVITIES
- Member of the IEEE Computer Society Technical Meeting Request Committee (TMRC), (2013-current).
- Steering Committee member for the IEEE Symposium on Computer Arithmetic (2013-current)).
- Steering Committee Board member for the IEEE Symposium on Computer Arithmetic (2015-2018).
- Associate Editor for IEEE Transactions on Computers (2011-16).
- Associate Editor for IET Computers and Digital Techniques , 2012-2016.
- Program Co-Chair for the 21st IEEE Symposium on Computer Arithmetic (April 2013).
- Program Committee member for several conferences including:
-
Design Automation and Test in Europe Conference (DATE)
-
IEEE Symposium on Computer Arithmetic (ARITH)
-
Great Lakes Symposium on VLSI (GLSVLSI)
- Reviewer for several conferences and journals including:
-
IEEE Transactions on Computers
-
IEEE Transactions on VLSI Systems
-
IEEE Transactions on CAD
-
IEEE Transactions on Circuits and Systems
LANGUAGES
Italian (native) and English.
CURRICULUM VITAE updated at 25th of March 2019